Difference between revisions of "Modeling"

From T-VEC Wiki
Jump to: navigation, search
(Modeling Transforms)
(Model Representation)
Line 1: Line 1:
 
There are many types of models and modeling notations. The support T-VEC tools provide include functional [[T-VEC_Tablular_Modeler#Requirement Modeling|Requirement Models]], [[Simulink Tester for T-VEC#Design Model|Design Models]], and [[Simulink Tester for T-VEC#Hybrid Model|Hybrid Models]].
 
There are many types of models and modeling notations. The support T-VEC tools provide include functional [[T-VEC_Tablular_Modeler#Requirement Modeling|Requirement Models]], [[Simulink Tester for T-VEC#Design Model|Design Models]], and [[Simulink Tester for T-VEC#Hybrid Model|Hybrid Models]].
  
==Model Representation==
+
==Model Types==
  
 
As shown in the figure, TTM provides constructs and a language to define requirement models. Simulink/Stateflow provide constructs and a language to define design models. TTM and the assertion mechanism supported by the Simulink Tester for T-VEC (SL2TVEC) provide a language and approach for defining properties (e.g., safety properties, security properties). The translators for both TTM and SL2TVEC perform modeling transformations.
 
As shown in the figure, TTM provides constructs and a language to define requirement models. Simulink/Stateflow provide constructs and a language to define design models. TTM and the assertion mechanism supported by the Simulink Tester for T-VEC (SL2TVEC) provide a language and approach for defining properties (e.g., safety properties, security properties). The translators for both TTM and SL2TVEC perform modeling transformations.

Revision as of 13:29, 15 February 2007