Difference between revisions of "Simulink Tester Issues"

From T-VEC Wiki
Jump to: navigation, search
(Inlining and Coverage)
(Test Vector Generation Failures)
Line 37: Line 37:
 
However, there are possible situations where test vector generation fails when it is possible to find vectors, for example when signal domains are left to their defaults. There are [http://www.t-vec.com/wiki/index.php/Simulink/T-VEC_Examples default settings for ranges values], but these may not be adequate for the application.
 
However, there are possible situations where test vector generation fails when it is possible to find vectors, for example when signal domains are left to their defaults. There are [http://www.t-vec.com/wiki/index.php/Simulink/T-VEC_Examples default settings for ranges values], but these may not be adequate for the application.
  
T-VEC does cover a large percentage of every model use standard block, however, dynamic array indexing, and cases of spacial discontinuity coupled with circular dependent variable relationships that cause forward convergence to move into the "left hand" (output) disconnected space and backward propagation to move into "right hand" (input) disconnected space and no solution is possible with existing mechanisms. This is rather rare, but it does happen. The T-VEC test generation algorithms continue to evolve to deal with classes of these kind of situations, but there is no guarantee that there will never be a problem. For such situation contact support@t-vec.com for additional assistance.
+
T-VEC does cover a large percentage of models that use standard blocks (see View | Library... from Simulink Tester GUI for the supported blocks), however, there are other situations where T-VEC may not produce vectors, for example
 +
*dynamic array indexing
 +
*spacial discontinuity coupled with circular dependent variable relationships
  
The auto-rotate is one of the mechanisms that address this issue, most are applied automatically, independent of the specific convergence mode.  
+
The Auto Rotate Convergence Fix Mode Test Vector Generation property is one of the mechanisms that can address some of these issues, and other internal mechanisms are applied automatically, independent of the specific convergence mode. The T-VEC test generation algorithms continue to evolve to deal with classes of these kind of situations, but there is no guarantee that such situations will not occur. For such situation contact support@t-vec.com for additional assistance.
Finding test vectors, by hand, for these cases is likely to be equally problematic.
+
  
 
===Signal Range Management===
 
===Signal Range Management===

Revision as of 14:52, 25 February 2007