Main Page

From T-VEC Wiki
Revision as of 07:38, 20 May 2009 by Admin (Talk | contribs)

Jump to: navigation, search

Welcome to the T-VEC Wiki



The T-VEC wiki provides information about T-VEC's suite of tools, how to use them, and any other related information. It has no specific topic, but is for all things related to T-VEC. Everyone has access to the wiki, but only registered users can edit content. We encourage users to donate meaningful documentation and information to the T-VEC wiki. If you are new here, you must register for a username/password. All documentation contributed is covered by the documentation license.

The Test Vector Generator System (VGS) 3.6.0 is now generally available.

New and improved functionality includes:

  • New Project Explorer tab area - The Scenario View - This provides customer configuration of test vector generation on a DCP by DCP, or sets of DCPs, basis.
  • Ability to specify ranges of DCP in Domain Convergence Paths options. ("DCP Numbers" and "Skip DCPs")
  • Added the ability to set minimum domain boundaries for Float32 and Float64 variables
  • Improved VGS to Simulink block navigation
  • Improved VGS to TTM navigation
  • 1-Dimensional array support in test vector generator, in support of TTM
  • Vector generation performance enhancements.
  • Updated the Consult Subordinate Vectors vector generation heuristic to support TTM tables with structured outputs.
  • Removed obsolete VGS menu items, renamed other menu items for additional clarity.
  • Added new material to VGS Reference Guide in the section on VGS GUI.

Please see the Release Notes for more details on the changes in this release.

T-VEC Tester for Simulink and Stateflow 4.5.0 is now generally available.

New and improved features in the Simulink Tester include:

  • Improvements in the support of the following Simulink blocks - matrix concatenation, if, relay, sum, gain, product, lookup tables, data type conversion, initial condition, for, multiport switch, subsystem, and discrete time integrator blocks.
  • Stateflow chart and truth table support has been enhanced.
  • Additional checks warn of model problems or issues detected during translation
  • Improved Simulink simulator test driver support in default schema.
  • Improved C/C++ test driver support in default schema.
  • Enhanced Embedded Matlab (EML) support
  • Corrected issues with default support of Matlab R14 SP2
  • Sl2tvec GUI now provides explicit indications of the inline vs atomic function status of each subsystem. All Simulink subsystems that are non-atomic, or atomic-auto, or atomic-inline will be indicated as "inlined into Parent".

Please see the Release Notes for more details on the changes in this release.

The T-VEC Tabular Modeler (TTM) 4.5.0 is now generally available.

Primary Modeling Features/Enhancements:

  • Added support for 1-Dimensional Array variables
  • Improved character type and string type support
  • Improved model include mechanism to allow for selecting multiple include models
  • Added the concept of Local table variables for specifying and utilizing persistent state information.
  • Improved expression formatting (allows formatting of expressions even when there are model check errors)
  • Improved navigation from error/warning messages to actual error location and model elements
  • Improved interface for conditional table cells (vertical scrollbar, multiple row delete)
  • Now supports the specification of an alternate (i.e. non-default) report directory
  • Auto-fix identifiers function now works for local elements (function parameters, modes, structure fields)
  • Enhanced the Assignment column auto-fill feature to fill a new column with appropriate structure and local elements and values when possible
  • Enhanced find function
    • More search locations (all available navigable location)
    • Search results from Mode Machine transition tables and requirement descriptions are now available.
    • Improved search filter allows searching for local elements independently from the parent
  • Initial set of TTM library functions can now be found in <INSTALL_DIR>\translators\ttm\lib
  • Default/demo TTM test driver schema file and perl routine file can now be found in <INSTALL_DIR>\translators\ttm\test_drivers. This schema is targeted to code produced by Simulink's rtw code generator. Although they require some user configuration, they should help point the way to producing test drivers from TTM requirement models targeted to code generated from Simulink design models.
  • Added default map file variables to .map files that are referenced in the demo TTM test driver schema file.

TTM Model Checker:

  • Improved floating point value checking
    • Points out floating point constants with too many significant digits
    • Points out the use of degenerate forms of floating point constants. Values such as ".1" or "1." are now required to be in the more canonical form "1.0" or "0.1".
  • Improved checking for duplicated and/or bad identifiers
  • Improved assignment expression syntax checking and formatting
  • Added support for binary operator XOR ('^') and NOT ('~')

TTM/DOORS Integration:

  • Enhanced the model manager to work better with DOORS integration
  • Enhanced navigation from DOORS to TTM, the navigation will always bring up a TTM GUI with the correct model if one exists.
  • Improved user-friendliness of the DOORS integration dialog
    • Now is resizable to allow viewing of long module names
    • Now allows multiple selection of doors module to add, synchronize, and delete (4.3.0 -10/08)
    • Now allows synchronization through the context menu of a DOORS item (4.3.0 -10/08)

Please see the Release Notes for more details on the changes in this release.

For additional information and guidance, please see the T-VEC Forums or the T-VEC wiki. The Wiki contains information about T-VEC's suite of tools, tips on tool use, examples and explanations of how tools have been used or tailored to meet clients' needs, methodological guidelines and best practices, and other related information.

Recent updates

October-2008: New coverage options name Force Block Output Propagation that extends the ForcePaths/ForceConditions coverage options.
October-2008: Support for the translation of Embedded M-Script. [[1]]
May-2008: New T-VEC Server Service. This may require reboot after installation. This support hyperlinking from TTM to DOORS, and VGS to Simulink Models.
Feb-2008: Enhancements to TTM/T-VEC Model Checking features of Output and Term Table Disjointedness Checking and Mode Machine Race Condition Checking.
Feb-2008: Updates in Simulink 2007a provide better integration for automated test driver generation of stateflow See also LDRA Integration for Model References
May-2008: String functionality in TTM

Upcoming changes

Adding support for Arrays in TTM - this is a significant extension to the SCR method. Please send any comments or suggestions to
Table Variable are to be added to support local table variables for State and Quantification of arrays.
Support for character indexing of strings

Getting Started

The multi-media video provides a quick way to get a Tool Suite Overview.

The T-VEC suite of tools provide model-based test support. The tools include:

  • T-VEC Vector Generation System (VGS)
    • VGS is the engine that provides model analysis, test vector generation, test driver generation, test results analysis, project status, and measurement reporting

If you're new to modeling, TTM is easy to use, and you can create your first model in a matter of minutes. TTM integrates seamlessly with VGS, and with one mouse click tests for your first model can be produced quickly. TTM has built-in help, tutorials, and course exercises built-in to the installation.

Simulink users can use SL2TVEC and VGS to support model analysis, test generation, and execution for auto-generated code, manually produced code, and the Matlab simulator.

VGS is the core T-VEC technologies developed in the late 1980's and early 1990's. It is a rather mature technology, and has not changed in any real fundamental way since the documentation. Most of the default setting provide the optimal set of tests.

Pilot Projects or Workshops are often the best way to get started with T-VEC tools.


Tvecwiki provides guidance on using the tools, from installation, tutorials, usage, and FAQs.

Other Common Questions