SL2TVEC Test Driver Issues

From T-VEC Wiki
Revision as of 16:02, 24 February 2008 by Admin (Talk | contribs)

Jump to: navigation, search


Simulink Tester Test Driver Issues

There are some Test Driver Generation issues related to determining object mapping information and parameter ordering, and this can limit fully automated test driver generation for RTW auto-generated code.

Function Parameter Ordering

In the release Simulink/Stateflow 2007a there is additional information now provided to support additional automated test driver generation for both Simulink and Stateflow. Support for these capabilities will be incorporated into upcoming releases.

LDRA Integration for Model References

The Simulink/Stateflow code generation process for model references is different from that of non-model reference code. The follow briefly describes how to use capabilities in T-VEC Tester for Simulink and Stateflow 4.1.0.

The typical processes include:

  • RTW Build
  • Export
  • Translate - update LDRA Schema Reference first

LDRA Schema Reference

However, there is a special schema for LDRA:


Place this in the Advance Translation Options, as shown in the following image.

Advanced Translation Options